

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/024,646	12/14/2001	Bendik Kleveland	10519/31	2626	
757 7:	590 06/03/2004		EXAMINER		
BRINKS HO	FER GILSON & LIONE	TABONE JR, JOHN J			
P.O. BOX 10395 CHICAGO, IL 60610			ART UNIT	PAPER NUMBER	
CHICAGO, IL 60010			2133	-	
			DATE MAILED: 06/03/2004		

Please find below and/or attached an Office communication concerning this application or proceeding.

4

							4		
1			Application	No.	Applicant(s)		7		
Office Action Summan.		10/024,646		KLEVELAND ET	AL.				
U	ffice Action Summary		Examiner		Art Unit				
			John J Tabo		2133				
The Period for Rep	MAILING DATE of this commun oly	ication app	ears on the d	over sheet with the c	correspondence ad	dress			
THE MAILI - Extensions of after SIX (6) - If the period - If NO period - Failure to reply recovery	ENED STATUTORY PERIOD F ING DATE OF THIS COMMUN of time may be available under the provisions MONTHS from the mailing date of this common for reply specified above is less than thirty (3 for reply is specified above, the maximum story only within the set or extended period for reply believed by the Office later than three months and term adjustment. See 37 CFR 1.704(b).	ICATION. of 37 CFR 1.13 nunication. o) days, a reply atutory period w will, by statute,	36(a). In no even y within the statuto vill apply and will o to cause the applic	t, however, may a reply be tin ory minimum of thirty (30) day expire SIX (6) MONTHS from ation to become ABANDONE	nely filed s will be considered timel the mailing date of this c C (35 U.S.C. § 133).				
Status									
1)⊠ Resp	oonsive to communication(s) file	ed on <i>21 No</i>	ovember 200	03.					
· ·	This action is FINAL . 2b)⊠ This action is non-final.								
3) Since	e this application is in condition	for allowan	nce except fo	or formal matters, pro	osecution as to the	e merits is			
close	ed in accordance with the practi	ce under E	x parte Qua	yle, 1935 C.D. 11, 4	53 O.G. 213.				
Disposition of	Claims								
4)⊠ Clair	n(s) <u>1-47</u> is/are pending in the a	application.							
4a) C	4a) Of the above claim(s) is/are withdrawn from consideration.								
5) Clair	Claim(s) is/are allowed.								
6)⊠ Clair	☑ Claim(s) <u>1-47</u> is/are rejected.								
7)∐ Clair	Claim(s) is/are objected to.								
8)∏ Clair	n(s) are subject to restric	ction and/or	r election red	quirement.					
Application Page 1	apers								
9)⊠ The s	specification is objected to by th	e Examine	r.						
10)⊠ The c	10)⊠ The drawing(s) filed on is/are: a) accepted or b)⊠ objected to by the Examiner.								
	cant may not request that any obje								
Repla	acement drawing sheet(s) including	the correcti	ion is required	I if the drawing(s) is ob	jected to. See 37 C	FR 1.121(d)).		
11) The c	oath or declaration is objected to	by the Ex	aminer. Not	e the attached Office	Action or form P	ГО-152.			
Priority under	35 U.S.C. § 119								
12)∐ Ackn	owledgment is made of a claim	for foreign	priority unde	er 35 U.S.C. § 119(a)-(d) or (f).				
a)∏ All	b)☐ Some * c)☐ None of:								
1.	Certified copies of the priority	documents	s have been	received.					
2.	Certified copies of the priority	documents	s have been	received in Applicat	ion No				
3.	Copies of the certified copies	of the prior	rity documer	its have been receive	ed in this National	Stage			
	application from the Internation	nal Bureau	(PCT Rule	17.2(a)).					
* See th	e attached detailed Office action	on for a list o	of the certific	ed copies not receive	ed.				
Attachment(s)									
	eferences Cited (PTO-892)		•	1) Interview Summary					
	raftsperson's Patent Drawing Review (F Disclosure Statement(s) (PTO-1449 or		!	Paper No(s)/Mail D Notice of Informal F		O-152)			
)/Mail Date <u>5 and 6</u> .	1.10/38/00)		6) Other:	pprocuon (i 1	- ·,			
S. Patent and Trademad	, Office								

Application/Control Number: 10/024,646 Page 2

Art Unit: 2133

DETAILED ACTION

1. Claims 1-47 have been examined.

Drawings

2. The drawings are objected to because Figures 8-10 are too dark after scanning. It is suggested that a different shading scheme be adopted as to render these figures more readable when scanned. A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

Specification

3. Claim 2 is objected to because of the following informalities: Steps (c) and (d) should be changed to (a) and (b), respectively. Appropriate correction is required.

Claim Rejections - 35 USC § 112

The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

4. Claims 2, 22, 38 and 44 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

Claim 2, 22, 38 and 44:

Page 3

Art Unit: 2133

The recited limitation "in response to reading the flag stored in the set of memory cells, reading the redundant block" in this claim is indefinite because it does not distinctly point out which set of memory the flag is read from (i.e. the primary block or the redundant block).

Claim Rejections - 35 USC § 102

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 1-4, 10, 12, 15, 16, 18, 19, 20, 22, 23, 25-29, 35, 44, 47 are rejected under 35 U.S.C. 102(b) as being anticipated by Fujisaki (US-5831989).

Claims 1 and 18:

Fujisaki teaches of a redundancy-structured memory under tested MUT has, in addition to a memory cell array (primary block) MCA, row address relief lines SR and column address relief lines SC formed on the periphery of the memory cell array MCA (redundant block of memory cells). Fujisaki also teaches that during a test of a memory under test MUT, a failure data of, for example, logical "1" indicating failure of a memory cell is written in the same address of the failure analysis memory 5 (storing a flag and writing to the redundant block) as that of the memory cell which failed. (Col. 2, lines 10-23, Fig. 6).

Claim 44:

Fujisaki teaches of a redundancy-structured memory under tested MUT has, in addition to a memory cell array (primary block) MCA, row address relief lines SR and column address relief lines SC formed on the periphery of the memory cell array MCA

Page 4

Art Unit: 2133

(redundant block of memory cells). Fujisaki also teaches that during a test of a memory under test MUT, a failure data of, for example, logical "1" indicating failure of a memory cell is written in the same address of the failure analysis memory 5 (storing a flag) as that of the memory cell which failed. (Col. 2, lines 10, 23, Fig. 6). Fujisaki also teaches that if a failure occurs during a memory test (reading the primary block), the failure signal (flag) is written in an address of the flag memory corresponding to the address of the memory under test MUT. Fujisaki further discloses at the time of carrying out the failure relief analysis for a tested memory, it is sufficient to read out only the contents of one or more memory blocks corresponding to one or more flag addresses in which a flag of logical "1" has been stored. (Col. 10, lines 13-15; col. 12, lines 24-39). Claims 2 and 22:

Fujisaki teaches that if a failure occurs during a memory test (reading the primary block), the failure signal (flag) is written in an address of the flag memory corresponding to the address of the memory under test MUT. Fujisaki further discloses at the time of carrying out the failure relief analysis for a tested memory, it is sufficient to read out only the contents of one or more memory blocks corresponding to one or more flag addresses in which a flag of logical "1" has been stored. (Col. 10, lines 13-15; col. 12, lines 24-39).

Claims 3, 28:

Fujisaki teaches that of the memory under test is subdivided in its memory area into a plurality of memory blocks (plurality of smaller blocks). Fujisaki also teaches during a test of a memory under test MUT, a failure data of, for example, logical "1"

Art Unit: 2133

indicating failure of a memory cell (error in writing at least one bit in the smaller block of the primary block) is written in the same address of the failure analysis memory 5. (Col. 2, lines 19-22; col. 12, lines 28,29).

Claims 4, 29:

Fujisaki teaches that the failure analysis memory 5 is subdivided (smaller blocks) into memory blocks of 2⁶ (oct-byte) in the row direction, 2⁶ in the column direction, and the total 4096 (2⁶ X 2⁶) (page) memory blocks.

Claims 10, 23:

Fujisaki teaches that during a test of a memory under test MUT, a failure data of, for example, logical "1" indicating failure of a memory cell is written in the <u>same address</u> of the failure analysis memory 5 (direct mapping) as that of the memory cell which failed. (Col. 2, lines 10-23, Fig. 6).

Claims 12 and 25:

Fujisaki teaches as a result of detecting failed cells in the memory under test MUT the defective cell can be replaced by <u>any one</u> of the cells (full-associative mapping) of the address relief lines SR or SC. (Col. 2, lines 10-23, Fig. 6).

Claims 15, 35 and 47:

Fujisaki teaches a memory testing apparatus for testing a semiconductor integrated circuit memory (semiconductor material). (Col. 1, lines 6-10).

Claims 16 and 20:

Page 5

Fujisaki teaches a flag memory FLM where a flag is stored to indicate the address of the memory under test MUT where the failure has occurred. (Col. 10, lines 17-21).

Page 6

Claim 19:

Fujisaki teaches that during a test of a memory under test MUT, a failure data of, for example, logical "1" indicating failure of a memory cell is written in the same address of the failure analysis memory 5 (storing a flag in response to the error in writing to the primary block) as that of the memory cell which failed. (Col. 2, lines 10, 23).

Claim 26:

Fujisaki teaches that the failure analysis memory 5 comprises an address formatter FOM₁ (redundancy address matching circuit) for matching an address of a failure memory cell in a memory under test MUT (primary block) with an address of the failure analysis memory 5. (Col. 3, lines 22-25).

Claim 27:

Fujisaki teaches the failure analysis memory (redundant memory) which has the same storage capacity as the memory under test MUT is subdivided into a plurality of memory blocks and a flag memory. The failure data is written in an address in the failure analysis memory matching that as the MUT (determining the address is written...). Fujisaki teaches at the time the failure relief analysis for the tested memory is executed the contents of one or more memory blocks corresponding to one or more flag addresses is read out (reading the redundant memory). (Col. 12, lines 24,39).

Art Unit: 2133

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 6. Claims 5-7, 17, 21 and 30-32 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujisaki (US-5831989) in view of Creta et al. (US-6216247).

 Claims 5 and 30:

Fujisaki does not explicitly teach "the error occurs when there is an error in writing a single bit". However, Fujisaki does teach during a test of a memory under test MUT, a failure data of, for example, logical "1" indicating failure of a memory cell (error in writing at least one bit in the smaller block of the primary block) is written in the same address of the failure analysis memory 5. (Col. 2, lines 19-22). Creta teaches data from main memory 120 and its corresponding ECC value from the ECC memory is passed to a module/circuitry 112 that calculates a "syndrome" based upon the data and the ECC value. Creta also teaches that the syndrome indicates if there is an error and whether or not it can be corrected. Creta discloses a syndrome value of "0" indicates that there is no error in the data. Creta further discloses a syndrome with an odd number of "1"s indicates that a single bit error has occurred. (Col. 3, lines 40-52). It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Fujisaki's memory testing apparatus to include Creta's ECC memory 125 and module

Art Unit: 2133

112. The artisan would have been motivated to do so because this would enable Fujisaki to calculate ECC syndromes and detect single bit errors.

Claims 6 and 31:

The motivation to combine Fujisaki in view of Creta is per claims 5 and 30 above. Creta teaches if the syndrome contains an even number of zeroes, there is a double bit error. (Col. 3, lines 49-51).

Claims 7 and 32:

The motivation to combine Fujisaki in view of Creta is per claims 5 and 30 above. Creta teaches if the syndrome contains an even number of zeroes, there is a double bit or more error which can be detected but cannot be corrected (uncorrectable error). (Col. 3, lines 49-51).

Claims 17 and 21:

The motivation to combine Fujisaki in view of Creta is per claims 5 and 30 above. Creta teaches the use of sending a flag to the processor (host device) in the enhanced memory controller 500 when a memory error has occurred. The processor can then take measures to correct the fault with ECC technology.

7. Claims 11 and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujisaki (US-5831989) in view of Rosen (US-6026476).

Claims 11, 24:

Fujisaki does not explicitly teach set-associative mapping. However, Fujisaki does teach of direct and full-associative mapping per rejection of claims 10 and 23 and

Art Unit: 2133

Page 9

12 and 25, respectively above. Fujisaki teaches that this is accomplished via the failure relief analyzer 6, which includes the failure analysis memory 6. (Col. 3, lines 19-28). Rosen teaches of a translation lookaside buffer TLB 22 which can be mapped in accordance with any one of a number of possible mapping policies such as, direct mapping, set-associative mapping, or full-associative mapping. Rosen teaches the TLB 22 simultaneously compares an input address to the virtual address tags in each and every tag line in tag array 23 for full-associative mapping. For set-associative mapping an input address is compared to a set of virtual address tags. It would have been obvious to one of ordinary skill in the art at the time the invention was made to modify Fujisaki's failure relief analyzer 6 to incorporate Rosen's translation lookaside buffer TLB 22 in the address formatter section. The artisan would have been motivated to do so because this would enable Fujisaki to have more versatility in mapping the addresses which are written to the failure analysis memory 6 (redundant memory) via a predefined set of addresses

8. Claim 8, 9, 13, 14, 33, 34, 36, 37, 38, 39, 40, 41, 42, 43, 45, 46, are rejected under 35 U.S.C. 103(a) as being unpatentable over Fujisaki (US-5831989) in view of Matsumoto et al. (US- 5278839).

Claim 36:

Fujisaki teaches of a redundancy-structured memory under tested MUT has, in addition to a memory cell array (primary block) MCA, row address relief lines SR and column address relief lines SC formed on the periphery of the memory cell array MCA

Art Unit: 2133

(redundant block of memory cells). Fujisaki also teaches that during a test of a memory under test MUT, a failure data of, for example, logical "1" indicating failure of a memory cell is written in the same address of the failure analysis memory 5 (storing a flag and writing to the redundant block) as that of the memory cell which failed. (Col. 2, lines 10, 23). Fujisaki does not explicitly teach the type of memory. However, Fujisaki does teach a memory testing apparatus for testing a semiconductor integrated circuit memory. (Col. 1, lines 6-10). Matsumoto suggests the use of a bipolar PROM (programmable readonly memory) as the memory array (programmable memory cells). (Col. 9, lines 4-39). It would have been obvious to one of ordinary skill in the art at the time the invention was made to replace Fujisaki's memory array with Matsumoto's PROM. The artisan would have been motivated to do so because a bipolar PROM transistor 40 can reduce the size of layout of the memory array, thus saving cost of manufacture.

Claim 37:

Fujisaki teaches that during a test of a memory under test MUT, a failure data of, for example, logical "1" indicating failure of a memory cell is written in the same address of the failure analysis memory 5 (storing a flag in response to the error in writing to the primary block) as that of the memory cell which failed. (Col. 2, lines 10, 23).

<u>Claim 38:</u>

Fujisaki teaches that if a failure occurs during a memory test (reading the primary block), the failure signal (flag) is written in an address of the flag memory corresponding to the address of the memory under test MUT. Fujisaki further discloses at the time of carrying out the failure relief analysis for a tested memory, it is sufficient to read out only

Page 10

Art Unit: 2133

the contents of one or more memory blocks corresponding to one or more flag addresses in which a flag of logical "1" has been stored. (Col. 10, lines 13-15; col. 12, lines 24-39).

Claim 39:

Fujisaki teaches that the failure analysis memory 5 comprises an address formatter FOM₁ (redundancy address matching circuit) for matching an address of a failure memory cell in a memory under test MUT (primary block) with an address of the failure analysis memory 5. (Col. 3, lines 22-25).

Claims 8 and 40:

Fujisaki does not explicitly teach "while attempting to program the memory cell, determining that the memory cell is not programmed". However, Fujisaki does teach that during a test of a memory under test MUT, a failure data of, for example, logical "1" indicating failure of a memory cell is written in the same address of the failure analysis memory 5 as that of the memory cell which failed. (Col. 2, lines 10, 23). Matsumoto suggests the use of a bipolar PROM (programmable read-only memory) as the memory array (programmable memory cells) which is the junction shorting type. Matsumoto teaches that the non-written state of the transistor 40 corresponds to the fused state of the fuse (not in a programmed state). (Col. 9, lines 4-39). It would have been obvious to one of ordinary skill in the art at the time the invention was made to replace Fujisaki's memory array with Matsumoto's PROM. The artisan would have been motivated to do so because programming the bipolar PROM transistor 40 can control the level of the output signal 49 of the programmable fuse.

Page 12

Art Unit: 2133

Claims 9 and 41:

Fujisaki does not explicitly teach "reading the memory cell after the attempt to program the memory cell; and determining that the memory cell is not programmed. However, Fujisaki does teach that during a test of a memory under test MUT, a failure data of, for example, logical "1" indicating failure of a memory cell is written in the same address of the failure analysis memory 5 as that of the memory cell which failed. (Col. 2, lines 10, 23). Matsumoto suggests the use of a bipolar PROM (programmable read-only memory) as the memory array (programmable memory cells) which is the junction shorting type. Matsumoto teaches that the written state of the transistor 40 corresponds to the non-fused state of the fuse (programmed state). Matsumoto teaches a control signal 48 is set at a low level when the redundancy repair is required (after reading the cell). (Col. 9, lines 4-39). It would have been obvious to one of ordinary skill in the art at the time the invention was made to replace Fujisaki's memory array with Matsumoto's PROM. The artisan would have been motivated to do so because programming the bipolar PROM transistor 40 can control the level of the output signal 49 of the programmable fuse and the programmed state of the transistor 40 can be determined. Claim 43:

Fujisaki teaches a memory testing apparatus for testing a semiconductor integrated circuit memory (semiconductor material). (Col. 1, lines 6-10).

Claims 13, 33, 42 and 45:

Fujisaki does not explicitly teach the type of memory. However, Fujisaki does teach a memory testing apparatus for testing a semiconductor integrated circuit

Art Unit: 2133

memory. (Col. 1, lines 6-10). Matsumoto suggests the use of a bipolar PROM (programmable read-only memory) as the memory array (write-once memory cells). (Col. 9, lines 4-39). It would have been obvious to one of ordinary skill in the art at the time the invention was made to replace Fujisaki's memory array with Matsumoto's PROM. The artisan would have been motivated to do so because a bipolar PROM transistor 40 can reduce the size of layout of the memory array, thus saving cost of manufacture.

Claims 14, 34 and 46:

Fujisaki does not explicitly teach the type of memory. However, Fujisaki does teach a memory testing apparatus for testing a semiconductor integrated circuit memory. (Col. 1, lines 6-10). Matsumoto suggests the use of a bipolar PROM (programmable read-only memory) as the memory array (programmable memory cells). (Col. 9, lines 4-39). It would have been obvious to one of ordinary skill in the art at the time the invention was made to replace Fujisaki's memory array with Matsumoto's PROM. The artisan would have been motivated to do so because a bipolar PROM transistor 40 can reduce the size of layout of the memory array, thus saving cost of manufacture.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to John J. Tabone, Jr. whose telephone number is (703) 305-8915. The examiner can normally be reached on M-F.

Art Unit: 2133

Page 14

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Albert DeCady can be reached on (703) 305-9595. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

John J. Tabone, Jr.

Examiner Art Unit 2133

Albert DeCady Primary Examiner

Gruy J. Lamaire
